



## ST5625CA

6-Bit 1200-Channel TFT LCD Source Driver with TCON

---

### Product Description


ST5625CA is a highly integrated 1200 channel source driver with TTL interface Timing Controller for color TFT-LCD panels. ST5625CA integrate source driver, timing controller and pin control interface. Input data can support TTL digital 18-bit / 24-bit parallel RGB data format, and source driver support 256 gray scales with dithering features. All functions can be set by relative H/W pin.

ST5625CA support two chip operation T-con + Source mode. Configurable Master and Slave configuration increase the flexibility for different panel design. With wide range of supply voltages and small output deviations make this chip more suitable for various applications.

### Features

- A color TFT LCD source drivers with timing controller
- Supports TTL 18-bit or 24-bit parallel (RGB) input timing
- Output : 1200 output channels
- Supports four type resolutions : 800(RGB)x600 、 800(RGB)x480 、  
640(RGB)x480 、 400(RGB)x240
- 8-bit resolution 256 gray scales with 2-bits dithering (L/HFRC)
- Support single or dual-gate operation mode
- Support T-con data mapping Z & Inv. Z type at dual gate mode
- Support to configure Color function via 3-line SPI mode
- Support stand-by mode for low power consumption
- Support dot inversion driving scheme
- Support External Gamma buffer (10/14 Gamma)
- Built-in Color function
- Built-in Internal Gamma ratio
- Power of LCD driving voltage : 6.5 ~ 13.5V
- Output dynamic range : 0.1 ~ AVDD-0.1V
- Power for logic circuit : 2.7V~3.6V
- Operating frequency : 50MHz
- Output deviation :  $\pm 20\text{mV}$
- Package : COG available

Function Block Diagram





## Pin Description

Designation	I/O	Default	Description
D07~D00 D17~D10 D27~D20	I	-	Parallel data Input. For TTL 24-bit parallel RGB image data input. D07~D00 = R[7:0] data; D17~D10= G[7:0] data; D27~D20 = B[7:0] data. For 18bit RGB interface, connect two LSB bits of all the R/G/B data buses to GND.
CLKIN	I	-	Clock for Input Data. Data latched at rising/falling edge of this signal. Default falling edge.
HSD	I	High	Horizontal Sync input. Negative polarity. <b>Normally pull high.</b> For DE mode application , Connect HSD pin to VDD
VSD	I	High	Vertical Sync input. Negative polarity. <b>Normally pull high.</b> For DE mode application , Connect VSD pin to VDD
DEN	I	Low	Data Input Enable. Active High to enable the data input bus under "DE Mode". <b>Normally pull low.</b> For SYNC mode application , Connect DEN pin to GND
MODE	I	High	DE / SYNC mode select. <b>Normally pull high.</b> MODE = "H" : DE mode. (Default) MODE = "L": HSD/VSD mode.
RES[1:0]	I	Low	Display resolution selection. <b>Normally pull low.</b> RES[1:0] = "LL" , for 800(RGB)*480 display resolution.(Default) RES[1:0] = "LH" , for 800(RGB)*600 display resolution. RES[1:0] = "HL" , for 640(RGB)*480 display resolution. RES[1:0] = "HH" , for 400(RGB)*240 display resolution. <b>Note: When RES[1:0]="HL" , channel 481~720 is disable</b>
DITHB	I	High	Dithering function enable control. <b>Normally pull high</b> DITHB = "H", Disable internal dithering function.(Default) DITHB = "L", Enable internal dithering function.
CLKPOL	I	Low	Input clock edge selection. <b>Normally pull low.</b> CLKPOL = "H", Latch data at CLKIN rising edge. CLKPOL = "L", Latch data at CLKIN falling edge. (Default)
BLKEN	O	-	Backlight enable control signal for external controller. BLKEN = "H", Logical control signal to turn on external backlight controller. BLKEN = "L", Turn off external backlight controller. Note: Refer to the Power On/Off Sequence for the detail information.
DBGATE	I	Low	Dual Gate function enables control. <b>Normally pull low.</b> DBGATE = "H" , Enable Dual Gate Function. DBGATE = "L" , Disable Dual Gate Function (Default)
V1 ~ V14	I	-	Gamma correction reference voltage. These input voltage must be supplied by user. Case1 : EXT_VSET="L" AGND+0.1<V14<V12<V11<V10<V8;V7<V5<V4<V3<V1< AVDD-0.1 V2, V6, V9, V13 pads are disabled. Case2 : EXT_VSET="H" AGND+0.1<V14<V13<V12<V11<V10<V9<V8;V7<V6<V5<V4<V3<V2<V1< AVDD-0.1
RSTB	I	High	Global reset pin. Active Low to enter Reset State. Suggest to connecting with an RC reset circuit for stability. <b>Normally pull high.</b>
STBYB	I	High	Standby mode, <b>Normally pull high.</b> STBYB = "H", normal operation(Default) STBYB = "L", timing controller, source driver will turn off, all output are High-Z
MASL	I	High	Master and Slave Mode selection. <b>Normally pull high.</b> MASL = "H", for Master mode. (Default Mode) MASL = "L", for Slave mode. Only the Master chip will issue the Gatel.

MASLOC	I	Low	Master location definition pin. <b>Normally pull low.</b> MASLOC = "L", Master locate on right side (Panel top view). (Default Mode) MASLOC = "H", Master locate on left side (Panel top view).
SHLR	O	High	Source Right or Left sequence control. <b>Normally pull high.</b> SHLR = "L", shift left: last data = S1←S2←S3.....←S1200 = first data. SHLR = "H", shift right: first data = S1→S2→S3.....→S1200 = last data.(Default)
UPDN	I	Low	Gate Up or Down scan control. <b>Normally pull low.</b> UPDN = "L", STV2 output vertical start pulse and UD pin output logical "0" to Gate driver.(Default) UPDN = "H", STV1 output vertical start pulse and UD pin output logical "1" to Gate driver.
BIST	I	Low	Normal Operation/BIST pattern select. <b>Normally pull low.</b> BIST = "H" : BIST(DCLK input is not needed) BIST = "L" : Normal Operation
REV	I	Low	Data inverted control. <b>Normally pull low.</b> REV="H" : Data inverted for normally black LCD REV="L" : Data not inverted for normally white LCD. (Default)
PINCTL	I	High	Enable hardware pin control function. <b>Normal pull high.</b> PINCTL="H", Enable hardware pin control. (HW > SW) PINCTL="L", Enable software control by 3-wire SPI interface. (SW > HW)
CSX	I	High	Serial communication chip select. <b>Normally pull high.</b> When CSX="L", 3-wire SPI mode, When CSX="H", Color Enhance selection mode.
SCL/DBC[M][0]	I	High	Multi-Function Selection: <b>Normally pull high.</b> When CSX="L", this pin act as 3-wire "SCL / SDA" pin. When CSX="H", this pin act as Color Enhance mode select pin (bit0)
SDA/DBC[M][1]	I/O	High	Multi-Function Selection: <b>Normally pull high.</b> When CSX="L", this pin act as 3-wire "SCL / SDA" pin. When CSX="H", this pin act as Color Enhance mode select pin (bit1)
HFRC	I	High	H-FRC selection(needs dithering function enable). <b>Normally pull high.</b> HFRC=H : H-FRC HFRC=L : L-FRC
COLOR_ENB	I	Low	Color Enhance function select pin. <b>Normally pull low.</b> COLON_ENB = "H", Disable color enhance function. COLON_ENB = "L", Enable color enhance function.
INVZ	I	Low	INVZ Type selection. (Only for dual gate mode). <b>Normally pull low.</b> INVZ. = "H", 1st Gate output start at "R" pixel. (Z inv.) INVZ = "L", 1st Gate output start at "G" pixel. (反 Z inv.)
INT_GMA	I	High	Internal Gamma enable. <b>Normally pull high.</b> INT_GMA = "L", Disable Internal Gamma INT_GMA = "H", Enable Internal Gamma
GMA_SEL	I	Low	Gamma curve select pin. <b>Normally pull low.</b> GMA_SEL = "L", 1st panel Gamma curve. GMA_SEL = "H", 2nd panel Gamma curve.
EXT_VSET		Low	10/14 External Gamma selection. <b>Normal pull low.</b> EXT_VSET = "L", External 10 Gamma EXT_VSET = "H", External 14 Gamma
Dot_POL		High	Dot Polarity Inversion. (Only for dual gate mode). <b>Normal pull high.</b> Dot_POL = "H", 1+2-dot Inversion Dot_POL = "L", 2-dot Inversion

DATR[17:0]	I/O	-	Multi function I/O pin. Refer to the Cascade DAT pin mapping table for the detail.
DCLKR	I/O	-	Master and Slave cascade control signal.
DIOR	I/O	-	Master and Slave cascade control signal.
SYNCR	I/O	-	Master and Slave cascade control signal.
DATL[17:0]	I/O	-	Multi function I/O pin. Refer to the Cascade DAT pin mapping table for the detail.
DCLKL	I/O	-	Master and Slave cascade control signal.
LDL	I/O	-	Master and Slave cascade control signal.
SYNCL	I/O	-	Master and Slave cascade control signal.
AVDD	PI	-	Power supply for analog circuits
AGND	PI	-	Ground pins for analog circuits
VDD	PI	-	Power supply for digital circuits
GND	PI	-	Ground pins for digital circuits
SO1~SO1200	O	-	Source Driver Output Signals. All outputs will be of unknown values under stand-by mode.
TP4~0	T	-	Test Pin. Float these pins for normal operation.
ALIGN	M	-	For assembly alignment.
COM1_B COM1_T	S	-	Internal link together between input side and output side.
COM2_B COM2_T	S	-	Internal link together between input side and output side.
SHIELDING	SH	-	IC Shielding pads. Those pins are internally connected to the AGND. DO NOT connect to any WOA on the panel.
DASHD	SH	-	Data Bus Shielding pad. Those pins are internally connected to the GND. RECOMMAND to add shielding lines on the FPC to reduce EMI.
DUM	D	-	Dummy pads. Those pins are floating pads.

**Note:**

**I: Input, O: Output, P: Power, S: Shorted line, PI: Power input, PO: Power output, T: Testing, SH: Shielding, I / O: Input / Output, D:Dummy.**


**Pass Line Description:**

Pass Line No:	Pad Name	
1	COM1_B	COM1_T
2	COM2_B	COM2_T

Color Enhance Function Control description:

Color_ENB	PINCTL	CSX	SDA/ DBCM[1]	SCL/ DBCM[0]	Color Function
1	X	X	X	X	CE Disable
0	1	1	0	0	CE setting 0 (Strong)
0	1	1	0	1	CE setting 1 (Middle)
0	1	1	1	0	CE setting 2 ( Weakest)
0	1	1	1	1	CE setting 3 (Weak) [Default]

Application Circuit for Reset function



Recommend R =47kΩ, C=0.1μF

## Value of wiring resistance to each pin

The recommended wiring resistance values are shown below. The wiring resistance values affect the current capacity of the power supply, so be sure to design using values that do not exceed those recommended.

Pin Name	Wiring Resistance Value( $\Omega$ )	Pin Name	Wiring Resistance Value( $\Omega$ )	Pin Name	Wiring Resistance Value( $\Omega$ )
VDD	< 25	DITHB	< 1K	SDA	< 200
AVDD	< 5	CLKPOL	< 1K	HFRC	< 1K
GND	< 25	DBGATE	< 1K	COLOR_ENB	< 1K
AGND	< 5	RSTB	< 1K	INVZ	< 1K
V1~V14	< 10	STBYB	< 1K	INT_GMA	< 1K
D00~D07	< 200	MASL	< 1K	GMA_SEL	< 1K
D10~D17	< 200	MASLOC	< 1K	EXT_VSET	< 1K
D20~D27	< 200	SHLR	< 1K	Dot_POL	< 1K
CLKIN	< 50	UPDN	< 1K	DATR/L[17:0]	< 200 & 20pf
HSD	< 200	BIST	< 1K	DCLKR/L	< 200 & 20pf
VSD	< 200	REV	< 1K	DIOR/L	< 200 & 20pf
DEN	< 200	PINCTL	< 1K	SYNCR/L	< 200 & 20pf
MODE	< 1K	CSX	< 200		
RES[1:0]	< 1K	SCL	< 200		



DATR[17:0] / DTAL[17:0] pin mapping Table:


DATR [17:0]	DBGATE="1" MASL = "1" MASLOC="X"	DBGATE="0" MASL = "1" MASLOC="X" RES[1 :0]="1X"	DBGATE="0" MASL="1" MASLOC="0"	DBGATE="0" MASL="1" MASLOC="1"
Description	Dual Gate Mode	Single Source Mode	tcon+source mode Master locate on panel right side (no cascade; no dual gate)	tcon+source mode Master locate on panel left side (no cascade; no dual gate)
DATR0	X	X	X	X
DATR1	X	X	X	X
DATR2	OEV	OEV	OEV	X
DATR3	X	X	X	X
DATR4	UD	UD	UD	X
DATR5	X	X	X	X
DATR6	CKV	CKV	CKV	X
DATR7	X	X	X	X
DATR8	STV1	STV1	STV1	X
DATR9	X	X	X	X
DATR10	STV2	STV2	STV2	X
DATR11	X	X	X	X
DATR12	STV1	STV1	STV1	X
DATR13	X	X	X	X
DATR14	X	X	X	X
DATR15	X	X	X	X
DATR16	STBN	STBN	X	X
DATR17	X	X	X	X
DCLKR	X	X	X	X
DIOR	X	X	X	X
LDR	X	X	X	X
SYNCR	X	X	X	X

DATR [17:0]	DBGATE="1" MASL = "1" MASLOC="X"	DBGATE="0" MASL = "1" MASLOC="X" RES[1 :0]="1X"	DBGATE="0" MASL="1" MASLOC="0"	DBGATE="0" MASL="1" MASLOC="1"
Description	Dual Gate Mode	Single Source Mode	tcon+source mode Master locate on panel right side (no cascade; no dual gate)	tcon+source mode Master locate on panel left side (no cascade; no dual gate)
DATL0	X	X	X	X
DATL1	X	X	X	X
DATL2	OEV	OEV	X	OEV
DATL3	X	X	X	X
DATL4	UD	UD	X	UD
DATL5	X	X	X	X
DATL6	CKV	CKV	X	CKV
DATL7	X	X	X	X
DATL8	STV1	STV1	X	STV1
DATL9	X	X	X	X
DATL10	STV2	STV2	X	STV2
DATL11	X	X	X	X
DATL12	STV1	STV1	X	STV1
DATL13	X	X	X	X
DATL14	X	X	X	X
DATL15	X	X	X	X
DATL16	STBN	STBN	X	X
DATL17	X	X	X	X
DCLKL	X	X	X	X
DIOL	X	X	X	X
LDL	X	X	X	X
SYNCL	X	X	X	X


## Power On/Off Sequence

In order to prevent IC from power on reset fail, the rising time (TPOR) of the digital power supply VDD should be maintained within the given specifications. Refer to “AC Characteristics” for more detail on timing.

### Power-On/Off Timing Sequence



### Standby Mode Sequence



## Relationship between the Order of Input Data and Output Channels

### 1. DBGATE="L", Stripe Mode

(1) SHLR="1", shift right

Output	SO1	SO2	SO3	---	SO1198	SO1199	SO1200
Order	First data			→	Last data		
Odd Line	D07~D00	D17~D10	D27~D20	---	D07~D00	D17~D10	D27~D20
Even Line	D07~D00	D17~D10	D27~D20	---	D07~D00	D17~D10	D27~D20

(2) SHLR="0", shift left

Output	SO1	SO2	SO3	---	SO1198	SO1199	SO1200
Order	Last data			←	First data		
Odd Line	D07~D00	D17~D10	D27~D20	---	D07~D00	D17~D10	D27~D20
Even Line	D07~D00	D17~D10	D27~D20	---	D07~D00	D17~D10	D27~D20

### 2. DBGATE="H", Stripe Mode

(1) SHLR="1", shift right


Output	SO1	SO2	SO3	---	SO1198	SO1199	SO1200
Order	First data			→	Last data		
Odd Line /Gn	D07~D00	D27~D20	D17~D10	---	D07~D00	D27~D20	D17~D10
Odd Line /Gn+1	D17~D10	D07~D00	D27~D20	---	D17~D10	D07~D00	D27~D20
Even Line /Gn	D07~D00	D27~D20	D17~D10	---	D07~D00	D27~D20	D17~D10
Even Line /Gn+1	D17~D10	D07~D00	D27~D20	---	D17~D10	D07~D00	D27~D20

(2) SHLR="0", shift left

Output	SO1	SO2	SO3	---	SO1198	SO1199	SO1200
Order	Last data			←	First data		
Odd Line /Gn	D07~D00	D27~D20	D17~D10	---	D07~D00	D27~D20	D17~D10
Odd Line /Gn+1	D17~D10	D07~D00	D27~D20	---	D17~D10	D07~D00	D27~D20
Even Line /Gn	D07~D00	D27~D20	D17~D10	---	D07~D00	D27~D20	D17~D10
Even Line /Gn+1	D17~D10	D07~D00	D27~D20	---	D17~D10	D07~D00	D27~D20


### Gamma Adjustment Function

ST5625CA supports gamma voltage generator circuit for V1~V14 gamma correction reference voltage.



### Relationship between Input Data and Output Voltage

The figure below shows the relationship between the input data and the output voltage with the output polarity. The range of V1~V7 is for positive polarity, and V8~V14 for negative polarity. Please refer to the next page to get the R-string resistor value and voltage calculation table.



Remark: : AVDD-0.1V ≥ V1 ≥ V2 ≥ V3 ≥ V4 ≥ V5 ≥ V6 ≥ V7 ; V8 ≥ V9 ≥ V10 ≥ V11 ≥ V12 ≥ V13 ≥ V14 ≥ AGND+0.1V


### 3-Wire Serial Peripheral Interface (SPI)

ST5625CA using the 3-line serial port as communication interface for all the commands and parameters. This 3-line serial communication can be bi-directional controlled by the “R/W” bit in address field. Under read mode, the 3-line engine in ST5625CA will return the data during “Data phase”. The returned data should be latched at the rising edge of SCL by external controller. Data in the “Hi-Z phase” will be ignored by 3-line engine during write operation, and should be ignored during read operation also. During read operation, external controller should float SDA pin under “Hi-Z phase” and “Data phase”.

Each Read/Write operation should be exactly 17 bit. To prevent from incorrect setting of the internal register, any write operation with more or less than 17 bit data during a CSX Low period will be ignored by 3-line engine.


The timing diagram of read/write operation is illustrated as below:

#### Write Operation




#### Read Operation

Read Operation




## Data Input Format

### Vertical input timing



### Horizontal input timing





## Timing Characteristic

### For 800x480 panel

#### Horizontal input timing

Parameter	Symbol	Value			Unit
		Min.	Typ.	Max.	
Horizontal Display Area	thd	800			DCLK
DCLK Frequency	fclk	-	30	50	MHZ
One Horizontal Line	th	889	928	1143	DCLK
HS pulse width	thpw	1	48	255	DCLK
HS Back Porch (Blanking)	thb	88			DCLK
HS Front Porch	thfb	1	40	255	DCLK
DE mode Blanking	th-thd	85	128	512	DCLK

#### Vertical input timing

Parameter	Symbol	Value			Unit
		Min.	Typ.	Max.	
Vertical Display Area	tvd	480			H
VS period time	tv	513	525	767	H
VS pulse width	typw	3	3	255	H
VS Back Porch (Blanjing)	tvb	32			H
VS Front Porch	tvfb	1	13	255	H
DE mode Blanking	tv-tvd	4	45	255	H

### For 800x600 panel

#### Horizontal input timing

Parameter	Symbol	Value			Unit
		Min.	Typ.	Max.	
Horizontal Display Area	thd	800			DCLK
DCLK Frequency	fclk	-	40	50	MHZ
One Horizontal Line	th	889	1000	1143	DCLK
HS pulse width	thpw	1	48	255	DCLK
HS Back Porch (Blanking)	thb	88			DCLK
HS Front Porch	thfb	1	112	255	DCLK
DE mode Blanking	th-thd	85	200	512	DCLK

#### Vertical input timing

Parameter	Symbol	Value			Unit
		Min.	Typ.	Max.	
Vertical Display Area	tvd	600			H
VS period time	tv	640	600	943	H
VS pulse width	typw	3	3	255	H
VS Back Porch (Blanjing)	tvb	39			H
VS Front Porch	tvfb	1	21	255	H
DE mode Blanking	tv-tvd	4	60	255	H

**For 640x480 panel**

**Horizontal input timing**

Parameter	Symbol	Value			Unit
		Min.	Typ.	Max.	
Horizontal Display Area	thd	640			DCLK
DCLK Frequency	fclk	-	24	50	MHZ
One Horizontal Line	th	-	760	-	DCLK
HS pulse width	thpw	1	48	255	DCLK
HS Back Porch (Blanking)	thb	88			DCLK
HS Front Porch	thfb	1	32	255	DCLK
DE mode Blanking	th-thd	85	120	512	DCLK

**Vertical input timing**

Parameter	Symbol	Value			Unit
		Min.	Typ.	Max.	
Vertical Display Area	tvd	480			H
VS period time	tv	513	525	767	H
VS pulse width	tvpw	3	3	255	H
VS Back Porch (Blanjing)	tvb	32			H
VS Front Porch	tvfb	1	13	255	H
DE mode Blanking	tv-tvd	4	45	255	H

**For 400x240 panel**

**Horizontal input timing**

Parameter	Symbol	Value			Unit
		Min.	Typ.	Max.	
Horizontal Display Area	thd	400			DCLK
DCLK Frequency	fclk	-	8.4	50	MHZ
One Horizontal Line	th	489	520	743	DCLK
HS pulse width	thpw	1	1	255	DCLK
HS Back Porch (Blanking)	thb	88			DCLK
HS Front Porch	thfb	1	32	255	DCLK
DE mode Blanking	th-thd	85	120	512	DCLK

**Vertical input timing**

Parameter	Symbol	Value			Unit
		Min.	Typ.	Max.	
Vertical Display Area	tvd	240			H
VS period time	tv	258	270	512	H
VS pulse width	tvpw	1	1	255	H
VS Back Porch (Blanjing)	tvb	17			H
VS Front Porch	tvfb	1	13	255	H
DE mode Blanking	tv-tvd	4	30	255	H

### Absolute Maximum Ratings

Parameter	Symbol	Ratings	Unit
Digital supply voltage	VDD	-0.5 to 5.0	V
Analog supply voltage,	AVDD	-0.5 to 15.0	V
Storage temperature	---	-55 to +125	°C
Operating temperature	---	-20 to +85	°C

**CAUTIONS :**

Stresses beyond "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operations beyond those indicated under " typical operating conditions" is not implied. Exposure to absolute maximum rating conditions may affect device reliability

### Recommended Operating Range

(GND = AGND = 0V, TA = -20 to +85°C)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Digital supply voltage	VDD	2.7	3.3	3.6	V
Analog supply voltage,	AVDD	6.5	--	13.5	V
Digital input voltage	VIN	0	--	VCC	V

### DC Electrical Characteristics (VDD=2.7~3.6V, AVDD=6.5~13.5V, GND=GNDA=0V, TA=-20~85°C)

Parameter	Symbol	Min	Typ.	Max.	Unit	Conditions
Low level input voltage	Vil	0	-	0.3xVDD	V	For digital circuit
High level input voltage	Vih	0.7xVDD	-	VDD	V	For digital circuit
Input leakage current	Ii	-	-	+/-1	uA	For digital circuit
High level output voltage	Voh	VDD-0.4	-	-	V	Ioh=-400uA
Low level output voltage	Vol	-	-	GND+0.4	V	Iol=+400uA
Pull low/high resistor	Ri	200K	250K	300K	Ohm	For the digital input pin@VDD=3.3V
Digital Operation Current	Idd	-	8	10	mA	Fclk=50MHz, FLD=48KHz, VDD=3.3V
Digital Stand-by current	Ist1	-	10	50	uA	Clock & all functions are stopped
Analog Operation Current	Idda	-	10	12	mA	No load Fclk=50Mhz, FLD=48K@AVDD=10.4V
Analog Stand-by Current	Ist2	-	10	50	uA	No load. Clock & all functions are stopped
Input Level of V1~V7	Vref1	0.4*AVDD	-	AVDD-0.1	V	Gamma correction voltage input
Input Level of V8~V14	Vref2	0.1	-	0.6*AVDD	V	Gamma correction voltage input
Output Voltage deviation	Vod1	-	+/- 20	+/- 35	mV	Vo=AGND+0.1V~ AGND +0.5V& Vo= AVDD -0.5V~AVDD-0.1V
Output Voltage deviation	Vod2	-	+/- 15	+/- 20	mV	Vo=AGND+0.5V~AVDD-0.5V
Output Voltage offset between chips	Voc	-	-	+/- 20	mV	Vo=AGND+0.5V~AVDD-0.5V
Dynamic Range of Output	Vdr	0.1	-	AVDD-0.1	V	SO1~SO1200
Sinking current of Output	IOLy	80	-	-	uA	SO1~SO1200; Vo=0.1V vs. 1.0V, AVDD=13.5V
Driving current of outputs	IOHy	80	-	-	uA	SO1~SO1200; Vo=13.4V vs. 12.5V, AVDD=13.5V
Resistance of Gamma Table	Rg	0.7*Rn	1.0*Rn	1.3*Rn	ohm	Rn:Internal gamma resistor

**AC Electrical Characteristics** (VDD =2.7~3.6V, AVDD=6.5~13.5V, GNDA=GND=0V, TA= -20~85°C)



Parameter	Symbol	Min	Typ.	Max.	Unit	Conditions
VDD Power on Slew Rate	T <sub>POR</sub>	-	-	20	ms	From 0V to 90% VDD
RSTB pulse width	T <sub>RST</sub>	50	-	-	us	Clkin=50MHz
CLKIN cycle time	T <sub>cph</sub>	20	-	-	ns	
CLKIN pulse duty	T <sub>cwh</sub>	40	50	60	%	
VSD setup time	T <sub>vst</sub>	8	-	-	ns	
VSD hold time	T <sub>vhd</sub>	8	-	-	ns	
HSD setup time	T <sub>hst</sub>	8	-	-	ns	
HSD hold time	T <sub>hhd</sub>	8	-	-	ns	
Data setup time	T <sub>dsu</sub>	8	-	-	ns	D[7:0], D1[7:0], D2[7:0] to clkin
Date hold time	T <sub>dhd</sub>	8	-	-	ns	D[7:0], D1[7:0], D2[7:0] to clkin
DE setup time	T <sub>esu</sub>	8	-	-	ns	
DE hold time	T <sub>ehd</sub>	8	-	-	ns	
Output stable time	T <sub>sst</sub>	-	-	6	us	10% to 90% target voltage. CL=120pF, R=10Kohm

**Timing Table****Parallel 24-bit RGB Mode**


Parameter	Symbol	Min	Typ.	Max.	Unit	Conditions
CLKIN Frequency	F <sub>clk</sub>	-	40	50	MHz	VDD=2.7V~3.6V
CLKIN Cycle Time	T <sub>clk</sub>	20	25	-	ns	
CLKIN Pulse Duty	T <sub>cwh</sub>	40	50	60	%	T <sub>clk</sub>
Time from HSD to Source Output	T <sub>hso</sub>	-	64	-	CLKIN	
Time from HSD to LD	T <sub>hld</sub>	-	64	-	CLKIN	
Time from HSD to STV	T <sub>hstv</sub>	-	2	-	CLKIN	
Time from HSD to CKV	T <sub>hckv</sub>	-	20	-	CLKIN	
Time from HSD to OEV	T <sub>hoev</sub>	-	4	-	CLKIN	
LD pulse width	T <sub>wld</sub>	-	10	-	CLKIN	
CKV pulse width	T <sub>wckv</sub>	-	66	-	CLKIN	
OEV pulse width	T <sub>woev</sub>	-	74	-	CLKIN	

### Timing Diagram


#### Input Clock and Data Timing Diagram




#### Source Output Timing Diagram




#### Output Load Condition




**Vertical Timing Diagram SYNC (TCON + Source Mode)**




**Vertical Timing Diagram DE (TCON + Source Mode)**




**Gate output Timing Diagram (TCON + Source Mode)**




**Vertical Timing Diagram SYNC (Dual Gate Mode)**




**Vertical Timing Diagram DE (Dual Gate Mode)**




**Gate output Timing Diagram (Dual Gate Mode)**




Chip Outline Dimensions (Bump Side)







Alignment Mark and Pad Dimension



Pad Dimension

Symbol	Dimension (um)
A	17
A1	17
A2	110
A3	30
A4	34
B	30
B1	50
B2	70
B3	50
C	65
C1	85
C2	110

Symbol	Dimension (um)
D	30
D1	40
D2	100
D3	30
E1	22572
E2	938
E3	57
E4	57

## Pad Coordinate

No	Name	CX	CY
1	DUMMY	-10922.5	-357
2	DUMMY	-10837.5	-357
3	DUMMY	-10752.5	-357
4	COM1_B	-10667.5	-357
5	COM1_B	-10582.5	-357
6	AGND	-10497.5	-357
7	AGND	-10412.5	-357
8	AGND	-10327.5	-357
9	AGND	-10242.5	-357
10	Dot_POL	-10157.5	-357
11	SHIELDING[2]	-10072.5	-357
12	V1R	-9987.5	-357
13	V1R	-9902.5	-357
14	SHIELDING[3]	-9817.5	-357
15	V2R	-9732.5	-357
16	V2R	-9647.5	-357
17	SHIELDING[4]	-9562.5	-357
18	V3R	-9477.5	-357
19	V3R	-9392.5	-357
20	SHIELDING[5]	-9307.5	-357
21	V4R	-9222.5	-357
22	V4R	-9137.5	-357
23	SHIELDING[6]	-9052.5	-357
24	V5R	-8967.5	-357
25	V5R	-8882.5	-357
26	SHIELDING[7]	-8797.5	-357
27	V6R	-8712.5	-357
28	V6R	-8627.5	-357
29	SHIELDING[8]	-8542.5	-357
30	V7R	-8457.5	-357
31	V7R	-8372.5	-357
32	SHIELDING[9]	-8287.5	-357
33	V8R	-8202.5	-357
34	V8R	-8117.5	-357
35	SHIELDING[10]	-8032.5	-357
36	V9R	-7947.5	-357
37	V9R	-7862.5	-357
38	SHIELDING[11]	-7777.5	-357
39	V10R	-7692.5	-357
40	V10R	-7607.5	-357
41	SHIELDING[12]	-7522.5	-357
42	V11R	-7437.5	-357
43	V11R	-7352.5	-357
44	SHIELDING[13]	-7267.5	-357
45	V12R	-7182.5	-357
46	V12R	-7097.5	-357
47	SHIELDING[14]	-7012.5	-357
48	V13R	-6927.5	-357
49	V13R	-6842.5	-357
50	SHIELDING[15]	-6757.5	-357

51	V14R	-6672.5	-357
52	V14R	-6587.5	-357
53	SHIELDING[16]	-6502.5	-357
54	EXT_VSET	-6417.5	-357
55	TP0	-6332.5	-357
56	TP4	-6247.5	-357
57	DUMMY	-6162.5	-357
58	DUMMY	-6077.5	-357
59	REV	-5992.5	-357
60	BIST	-5907.5	-357
61	BIST	-5822.5	-357
62	INVZ	-5737.5	-357
63	AVDD	-5652.5	-357
64	AVDD	-5567.5	-357
65	AVDD	-5482.5	-357
66	AVDD	-5397.5	-357
67	DUMMY	-5312.5	-357
68	AGND	-5227.5	-357
69	AGND	-5142.5	-357
70	AGND	-5057.5	-357
71	AGND	-4972.5	-357
72	DUMMY	-4887.5	-357
73	GND	-4802.5	-357
74	GND	-4717.5	-357
75	GND	-4632.5	-357
76	GND	-4547.5	-357
77	DUMMY	-4462.5	-357
78	BLKEN	-4377.5	-357
79	BLKEN	-4292.5	-357
80	SHIELDING[25]	-4207.5	-357
81	VDD	-4122.5	-357
82	VDD	-4037.5	-357
83	VDD	-3952.5	-357
84	VDD	-3867.5	-357
85	TP3	-3782.5	-357
86	DBGATE	-3697.5	-357
87	DBGATE	-3612.5	-357
88	CSX	-3527.5	-357
89	MASL	-3442.5	-357
90	DUMMY	-3357.5	-357
91	SCL / DBCM[0]	-3272.5	-357
92	MASLOC	-3187.5	-357
93	MASLOC	-3102.5	-357
94	SDA / DBCM[1]	-3017.5	-357
95	RES[0]	-2932.5	-357
96	RES[0]	-2847.5	-357
97	GMA_SEL	-2762.5	-357
98	COLOR_ENB	-2677.5	-357
99	RES[1]	-2592.5	-357
100	RES[1]	-2507.5	-357

101	PINCTL	-2422.5	-357
102	PINCTL	-2337.5	-357
103	DUMMY	-2252.5	-357
104	VSD	-2167.5	-357
105	VSD	-2082.5	-357
106	DASHD[2]	-1997.5	-357
107	HSD	-1912.5	-357
108	HSD	-1827.5	-357
109	DASHD[3]	-1742.5	-357
110	DEN	-1657.5	-357
111	DEN	-1572.5	-357
112	DASHD[4]	-1487.5	-357
113	CLKIN	-1402.5	-357
114	CLKIN	-1317.5	-357
115	DASHD[5]	-1232.5	-357
116	D2[7]	-1147.5	-357
117	D2[7]	-1062.5	-357
118	D2[6]	-977.5	-357
119	D2[6]	-892.5	-357
120	DASHD[6]	-807.5	-357
121	D2[5]	-722.5	-357
122	D2[5]	-637.5	-357
123	D2[4]	-552.5	-357
124	D2[4]	-467.5	-357
125	DASHD[7]	-382.5	-357
126	D2[3]	-297.5	-357
127	D2[3]	-212.5	-357
128	D2[2]	-127.5	-357
129	D2[2]	-42.5	-357
130	DASHD[8]	42.5	-357
131	D2[1]	127.5	-357
132	D2[1]	212.5	-357
133	D2[0]	297.5	-357
134	D2[0]	382.5	-357
135	DASHD[9]	467.5	-357
136	D1[7]	552.5	-357
137	D1[7]	637.5	-357
138	D1[6]	722.5	-357
139	D1[6]	807.5	-357
140	DASHD[10]	892.5	-357
141	D1[5]	977.5	-357
142	D1[5]	1062.5	-357
143	D1[4]	1147.5	-357
144	D1[4]	1232.5	-357
145	DASHD[11]	1317.5	-357
146	D1[3]	1402.5	-357
147	D1[3]	1487.5	-357
148	D1[2]	1572.5	-357
149	D1[2]	1657.5	-357
150	DASHD[12]	1742.5	-357

151	D1[1]	1827.5	-357
152	D1[1]	1912.5	-357
153	D1[0]	1997.5	-357
154	D1[0]	2082.5	-357
155	DASHD[13]	2167.5	-357
156	D0[7]	2252.5	-357
157	D0[7]	2337.5	-357
158	D0[6]	2422.5	-357
159	D0[6]	2507.5	-357
160	DASHD[14]	2592.5	-357
161	D0[5]	2677.5	-357
162	D0[5]	2762.5	-357
163	D0[4]	2847.5	-357
164	D0[4]	2932.5	-357
165	DASHD[15]	3017.5	-357
166	D0[3]	3102.5	-357
167	D0[3]	3187.5	-357
168	D0[2]	3272.5	-357
169	D0[2]	3357.5	-357
170	DASHD[16]	3442.5	-357
171	D0[1]	3527.5	-357
172	D0[1]	3612.5	-357
173	D0[0]	3697.5	-357
174	D0[0]	3782.5	-357
175	DASHD[17]	3867.5	-357
176	DUMMY	3952.5	-357
177	MODE	4037.5	-357
178	MODE	4122.5	-357
179	CLKPOL	4207.5	-357
180	CLKPOL	4292.5	-357
181	SHIELDING[32]	4377.5	-357
182	DITHB	4462.5	-357
183	DITHB	4547.5	-357
184	INT_GMA	4632.5	-357
185	SHLR	4717.5	-357
186	SHLR	4802.5	-357
187	DUMMY	4887.5	-357
188	UPDN	4972.5	-357
189	UPDN	5057.5	-357
190	DUMMY	5142.5	-357
191	STBYB	5227.5	-357
192	STBYB	5312.5	-357
193	SHIELDING[36]	5397.5	-357
194	RSTB	5482.5	-357
195	RSTB	5567.5	-357
196	TP2	5652.5	-357
197	VDD	5737.5	-357
198	VDD	5822.5	-357
199	VDD	5907.5	-357
200	VDD	5992.5	-357

201	DUMMY	6077.5	-357
202	GND	6162.5	-357
203	GND	6247.5	-357
204	GND	6332.5	-357
205	GND	6417.5	-357
206	HFRFC	6502.5	-357
207	V14L	6587.5	-357
208	V14L	6672.5	-357
209	SHIELDING[38]	6757.5	-357
210	V13L	6842.5	-357
211	V13L	6927.5	-357
212	SHIELDING[39]	7012.5	-357
213	V12L	7097.5	-357
214	V12L	7182.5	-357
215	SHIELDING[40]	7267.5	-357
216	V11L	7352.5	-357
217	V11L	7437.5	-357
218	SHIELDING[41]	7522.5	-357
219	V10L	7607.5	-357
220	V10L	7692.5	-357
221	SHIELDING[42]	7777.5	-357
222	V9L	7862.5	-357
223	V9L	7947.5	-357
224	SHIELDING[43]	8032.5	-357
225	V8L	8117.5	-357
226	V8L	8202.5	-357
227	SHIELDING[44]	8287.5	-357
228	V7L	8372.5	-357
229	V7L	8457.5	-357
230	SHIELDING[45]	8542.5	-357
231	V6L	8627.5	-357
232	V6L	8712.5	-357
233	SHIELDING[46]	8797.5	-357
234	V5L	8882.5	-357
235	V5L	8967.5	-357
236	SHIELDING[47]	9052.5	-357
237	V4L	9137.5	-357
238	V4L	9222.5	-357
239	SHIELDING[48]	9307.5	-357
240	V3L	9392.5	-357
241	V3L	9477.5	-357
242	SHIELDING[49]	9562.5	-357
243	V2L	9647.5	-357
244	V2L	9732.5	-357
245	SHIELDING[50]	9817.5	-357
246	V1L	9902.5	-357
247	V1L	9987.5	-357
248	SHIELDING[51]	10072.5	-357
249	AVDD	10157.5	-357
250	AVDD	10242.5	-357

251	AVDD	10327.5	-357
252	AVDD	10412.5	-357
253	TP1	10497.5	-357
254	COM2_B	10582.5	-357
255	COM2_B	10667.5	-357
256	DUMMY	10752.5	-357
257	DUMMY	10837.5	-357
258	DUMMY	10922.5	-357
259	DCLKL	11049	-363
260	DIOL	11179	-323
261	DATL[17]	11049	-283
262	DATL[16]	11179	-243
263	DATL[15]	11049	-203
264	DATL[14]	11179	-163
265	DATL[13]	11049	-123
266	DATL[12]	11179	-83
267	DATL[11]	11049	-43
268	DATL[10]	11179	-3
269	DATL[9]	11049	37
270	DATL[8]	11179	77
271	DATL[7]	11049	117
272	DATL[6]	11179	157
273	DATL[5]	11049	197
274	DATL[4]	11179	237
275	DATL[3]	11049	277
276	DATL[2]	11179	317
277	DATL[1]	11049	357
278	DATL[0]	11179	397
279	DUMMY	10914	377
280	DUMMY	10864	377
281	SYNCL	10814	377
282	COM2_T	10764	377
283	COM2_T	10714	377
284	SHIELDING[55]	10664	377
285	SO[1]	10620.5	77
286	SO[2]	10603.5	217
287	SO[3]	10586.5	357
288	SO[4]	10569.5	77
289	SO[5]	10552.5	217
290	SO[6]	10535.5	357
291	SO[7]	10518.5	77
292	SO[8]	10501.5	217
293	SO[9]	10484.5	357
294	SO[10]	10467.5	77
295	SO[11]	10450.5	217
296	SO[12]	10433.5	357
297	SO[13]	10416.5	77
298	SO[14]	10399.5	217
299	SO[15]	10382.5	357
300	SO[16]	10365.5	77

301	SO[17]	10348.5	217
302	SO[18]	10331.5	357
303	SO[19]	10314.5	77
304	SO[20]	10297.5	217
305	SO[21]	10280.5	357
306	SO[22]	10263.5	77
307	SO[23]	10246.5	217
308	SO[24]	10229.5	357
309	SO[25]	10212.5	77
310	SO[26]	10195.5	217
311	SO[27]	10178.5	357
312	SO[28]	10161.5	77
313	SO[29]	10144.5	217
314	SO[30]	10127.5	357
315	SO[31]	10110.5	77
316	SO[32]	10093.5	217
317	SO[33]	10076.5	357
318	SO[34]	10059.5	77
319	SO[35]	10042.5	217
320	SO[36]	10025.5	357
321	SO[37]	10008.5	77
322	SO[38]	9991.5	217
323	SO[39]	9974.5	357
324	SO[40]	9957.5	77
325	SO[41]	9940.5	217
326	SO[42]	9923.5	357
327	SO[43]	9906.5	77
328	SO[44]	9889.5	217
329	SO[45]	9872.5	357
330	SO[46]	9855.5	77
331	SO[47]	9838.5	217
332	SO[48]	9821.5	357
333	SO[49]	9804.5	77
334	SO[50]	9787.5	217
335	SO[51]	9770.5	357
336	SO[52]	9753.5	77
337	SO[53]	9736.5	217
338	SO[54]	9719.5	357
339	SO[55]	9702.5	77
340	SO[56]	9685.5	217
341	SO[57]	9668.5	357
342	SO[58]	9651.5	77
343	SO[59]	9634.5	217
344	SO[60]	9617.5	357
345	SO[61]	9600.5	77
346	SO[62]	9583.5	217
347	SO[63]	9566.5	357
348	SO[64]	9549.5	77
349	SO[65]	9532.5	217
350	SO[66]	9515.5	357

351	SO[67]	9498.5	77
352	SO[68]	9481.5	217
353	SO[69]	9464.5	357
354	SO[70]	9447.5	77
355	SO[71]	9430.5	217
356	SO[72]	9413.5	357
357	SO[73]	9396.5	77
358	SO[74]	9379.5	217
359	SO[75]	9362.5	357
360	SO[76]	9345.5	77
361	SO[77]	9328.5	217
362	SO[78]	9311.5	357
363	SO[79]	9294.5	77
364	SO[80]	9277.5	217
365	SO[81]	9260.5	357
366	SO[82]	9243.5	77
367	SO[83]	9226.5	217
368	SO[84]	9209.5	357
369	SO[85]	9192.5	77
370	SO[86]	9175.5	217
371	SO[87]	9158.5	357
372	SO[88]	9141.5	77
373	SO[89]	9124.5	217
374	SO[90]	9107.5	357
375	SO[91]	9090.5	77
376	SO[92]	9073.5	217
377	SO[93]	9056.5	357
378	SO[94]	9039.5	77
379	SO[95]	9022.5	217
380	SO[96]	9005.5	357
381	SO[97]	8988.5	77
382	SO[98]	8971.5	217
383	SO[99]	8954.5	357
384	SO[100]	8937.5	77
385	SO[101]	8920.5	217
386	SO[102]	8903.5	357
387	SO[103]	8886.5	77
388	SO[104]	8869.5	217
389	SO[105]	8852.5	357
390	SO[106]	8835.5	77
391	SO[107]	8818.5	217
392	SO[108]	8801.5	357
393	SO[109]	8784.5	77
394	SO[110]	8767.5	217
395	SO[111]	8750.5	357
396	SO[112]	8733.5	77
397	SO[113]	8716.5	217
398	SO[114]	8699.5	357
399	SO[115]	8682.5	77
400	SO[116]	8665.5	217

401	SO[117]	8648.5	357
402	SO[118]	8631.5	77
403	SO[119]	8614.5	217
404	SO[120]	8597.5	357
405	SO[121]	8580.5	77
406	SO[122]	8563.5	217
407	SO[123]	8546.5	357
408	SO[124]	8529.5	77
409	SO[125]	8512.5	217
410	SO[126]	8495.5	357
411	SO[127]	8478.5	77
412	SO[128]	8461.5	217
413	SO[129]	8444.5	357
414	SO[130]	8427.5	77
415	SO[131]	8410.5	217
416	SO[132]	8393.5	357
417	SO[133]	8376.5	77
418	SO[134]	8359.5	217
419	SO[135]	8342.5	357
420	SO[136]	8325.5	77
421	SO[137]	8308.5	217
422	SO[138]	8291.5	357
423	SO[139]	8274.5	77
424	SO[140]	8257.5	217
425	SO[141]	8240.5	357
426	SO[142]	8223.5	77
427	SO[143]	8206.5	217
428	SO[144]	8189.5	357
429	SO[145]	8172.5	77
430	SO[146]	8155.5	217
431	SO[147]	8138.5	357
432	SO[148]	8121.5	77
433	SO[149]	8104.5	217
434	SO[150]	8087.5	357
435	SO[151]	8070.5	77
436	SO[152]	8053.5	217
437	SO[153]	8036.5	357
438	SO[154]	8019.5	77
439	SO[155]	8002.5	217
440	SO[156]	7985.5	357
441	SO[157]	7968.5	77
442	SO[158]	7951.5	217
443	SO[159]	7934.5	357
444	SO[160]	7917.5	77
445	SO[161]	7900.5	217
446	SO[162]	7883.5	357
447	SO[163]	7866.5	77
448	SO[164]	7849.5	217
449	SO[165]	7832.5	357
450	SO[166]	7815.5	77

451	SO[167]	7798.5	217
452	SO[168]	7781.5	357
453	SO[169]	7764.5	77
454	SO[170]	7747.5	217
455	SO[171]	7730.5	357
456	SO[172]	7713.5	77
457	SO[173]	7696.5	217
458	SO[174]	7679.5	357
459	SO[175]	7662.5	77
460	SO[176]	7645.5	217
461	SO[177]	7628.5	357
462	SO[178]	7611.5	77
463	SO[179]	7594.5	217
464	SO[180]	7577.5	357
465	SO[181]	7560.5	77
466	SO[182]	7543.5	217
467	SO[183]	7526.5	357
468	SO[184]	7509.5	77
469	SO[185]	7492.5	217
470	SO[186]	7475.5	357
471	SO[187]	7458.5	77
472	SO[188]	7441.5	217
473	SO[189]	7424.5	357
474	SO[190]	7407.5	77
475	SO[191]	7390.5	217
476	SO[192]	7373.5	357
477	SO[193]	7356.5	77
478	SO[194]	7339.5	217
479	SO[195]	7322.5	357
480	SO[196]	7305.5	77
481	SO[197]	7288.5	217
482	SO[198]	7271.5	357
483	SO[199]	7254.5	77
484	SO[200]	7237.5	217
485	SO[201]	7220.5	357
486	SO[202]	7203.5	77
487	SO[203]	7186.5	217
488	SO[204]	7169.5	357
489	SO[205]	7152.5	77
490	SO[206]	7135.5	217
491	SO[207]	7118.5	357
492	SO[208]	7101.5	77
493	SO[209]	7084.5	217
494	SO[210]	7067.5	357
495	SO[211]	7050.5	77
496	SO[212]	7033.5	217
497	SO[213]	7016.5	357
498	SO[214]	6999.5	77
499	SO[215]	6982.5	217
500	SO[216]	6965.5	357

501	SO[217]	6948.5	77
502	SO[218]	6931.5	217
503	SO[219]	6914.5	357
504	SO[220]	6897.5	77
505	SO[221]	6880.5	217
506	SO[222]	6863.5	357
507	SO[223]	6846.5	77
508	SO[224]	6829.5	217
509	SO[225]	6812.5	357
510	SO[226]	6795.5	77
511	SO[227]	6778.5	217
512	SO[228]	6761.5	357
513	SO[229]	6744.5	77
514	SO[230]	6727.5	217
515	SO[231]	6710.5	357
516	SO[232]	6693.5	77
517	SO[233]	6676.5	217
518	SO[234]	6659.5	357
519	SO[235]	6642.5	77
520	SO[236]	6625.5	217
521	SO[237]	6608.5	357
522	SO[238]	6591.5	77
523	SO[239]	6574.5	217
524	SO[240]	6557.5	357
525	SO[241]	6540.5	77
526	SO[242]	6523.5	217
527	SO[243]	6506.5	357
528	SO[244]	6489.5	77
529	SO[245]	6472.5	217
530	SO[246]	6455.5	357
531	SO[247]	6438.5	77
532	SO[248]	6421.5	217
533	SO[249]	6404.5	357
534	SO[250]	6387.5	77
535	SO[251]	6370.5	217
536	SO[252]	6353.5	357
537	SO[253]	6336.5	77
538	SO[254]	6319.5	217
539	SO[255]	6302.5	357
540	SO[256]	6285.5	77
541	SO[257]	6268.5	217
542	SO[258]	6251.5	357
543	SO[259]	6234.5	77
544	SO[260]	6217.5	217
545	SO[261]	6200.5	357
546	SO[262]	6183.5	77
547	SO[263]	6166.5	217
548	SO[264]	6149.5	357
549	SO[265]	6132.5	77
550	SO[266]	6115.5	217

551	SO[267]	6098.5	357
552	SO[268]	6081.5	77
553	SO[269]	6064.5	217
554	SO[270]	6047.5	357
555	SO[271]	6030.5	77
556	SO[272]	6013.5	217
557	SO[273]	5996.5	357
558	SO[274]	5979.5	77
559	SO[275]	5962.5	217
560	SO[276]	5945.5	357
561	SO[277]	5928.5	77
562	SO[278]	5911.5	217
563	SO[279]	5894.5	357
564	SO[280]	5877.5	77
565	SO[281]	5860.5	217
566	SO[282]	5843.5	357
567	SO[283]	5826.5	77
568	SO[284]	5809.5	217
569	SO[285]	5792.5	357
570	SO[286]	5775.5	77
571	SO[287]	5758.5	217
572	SO[288]	5741.5	357
573	SO[289]	5724.5	77
574	SO[290]	5707.5	217
575	SO[291]	5690.5	357
576	SO[292]	5673.5	77
577	SO[293]	5656.5	217
578	SO[294]	5639.5	357
579	SO[295]	5622.5	77
580	SO[296]	5605.5	217
581	SO[297]	5588.5	357
582	SO[298]	5571.5	77
583	SO[299]	5554.5	217
584	SO[300]	5537.5	357
585	SO[301]	5520.5	77
586	SO[302]	5503.5	217
587	SO[303]	5486.5	357
588	SO[304]	5469.5	77
589	SO[305]	5452.5	217
590	SO[306]	5435.5	357
591	SO[307]	5418.5	77
592	SO[308]	5401.5	217
593	SO[309]	5384.5	357
594	SO[310]	5367.5	77
595	SO[311]	5350.5	217
596	SO[312]	5333.5	357
597	SO[313]	5316.5	77
598	SO[314]	5299.5	217
599	SO[315]	5282.5	357
600	SO[316]	5265.5	77

601	SO[317]	5248.5	217
602	SO[318]	5231.5	357
603	SO[319]	5214.5	77
604	SO[320]	5197.5	217
605	SO[321]	5180.5	357
606	SO[322]	5163.5	77
607	SO[323]	5146.5	217
608	SO[324]	5129.5	357
609	SO[325]	5112.5	77
610	SO[326]	5095.5	217
611	SO[327]	5078.5	357
612	SO[328]	5061.5	77
613	SO[329]	5044.5	217
614	SO[330]	5027.5	357
615	SO[331]	5010.5	77
616	SO[332]	4993.5	217
617	SO[333]	4976.5	357
618	SO[334]	4959.5	77
619	SO[335]	4942.5	217
620	SO[336]	4925.5	357
621	SO[337]	4908.5	77
622	SO[338]	4891.5	217
623	SO[339]	4874.5	357
624	SO[340]	4857.5	77
625	SO[341]	4840.5	217
626	SO[342]	4823.5	357
627	SO[343]	4806.5	77
628	SO[344]	4789.5	217
629	SO[345]	4772.5	357
630	SO[346]	4755.5	77
631	SO[347]	4738.5	217
632	SO[348]	4721.5	357
633	SO[349]	4704.5	77
634	SO[350]	4687.5	217
635	SO[351]	4670.5	357
636	SO[352]	4653.5	77
637	SO[353]	4636.5	217
638	SO[354]	4619.5	357
639	SO[355]	4602.5	77
640	SO[356]	4585.5	217
641	SO[357]	4568.5	357
642	SO[358]	4551.5	77
643	SO[359]	4534.5	217
644	SO[360]	4517.5	357
645	SO[361]	4500.5	77
646	SO[362]	4483.5	217
647	SO[363]	4466.5	357
648	SO[364]	4449.5	77
649	SO[365]	4432.5	217
650	SO[366]	4415.5	357

651	SO[367]	4398.5	77
652	SO[368]	4381.5	217
653	SO[369]	4364.5	357
654	SO[370]	4347.5	77
655	SO[371]	4330.5	217
656	SO[372]	4313.5	357
657	SO[373]	4296.5	77
658	SO[374]	4279.5	217
659	SO[375]	4262.5	357
660	SO[376]	4245.5	77
661	SO[377]	4228.5	217
662	SO[378]	4211.5	357
663	SO[379]	4194.5	77
664	SO[380]	4177.5	217
665	SO[381]	4160.5	357
666	SO[382]	4143.5	77
667	SO[383]	4126.5	217
668	SO[384]	4109.5	357
669	SO[385]	4092.5	77
670	SO[386]	4075.5	217
671	SO[387]	4058.5	357
672	SO[388]	4041.5	77
673	SO[389]	4024.5	217
674	SO[390]	4007.5	357
675	SO[391]	3990.5	77
676	SO[392]	3973.5	217
677	SO[393]	3956.5	357
678	SO[394]	3939.5	77
679	SO[395]	3922.5	217
680	SO[396]	3905.5	357
681	SO[397]	3888.5	77
682	SO[398]	3871.5	217
683	SO[399]	3854.5	357
684	SO[400]	3837.5	77
685	SO[401]	3820.5	217
686	SO[402]	3803.5	357
687	SO[403]	3786.5	77
688	SO[404]	3769.5	217
689	SO[405]	3752.5	357
690	SO[406]	3735.5	77
691	SO[407]	3718.5	217
692	SO[408]	3701.5	357
693	SO[409]	3684.5	77
694	SO[410]	3667.5	217
695	SO[411]	3650.5	357
696	SO[412]	3633.5	77
697	SO[413]	3616.5	217
698	SO[414]	3599.5	357
699	SO[415]	3582.5	77
700	SO[416]	3565.5	217

701	SO[417]	3548.5	357
702	SO[418]	3531.5	77
703	SO[419]	3514.5	217
704	SO[420]	3497.5	357
705	SO[421]	3480.5	77
706	SO[422]	3463.5	217
707	SO[423]	3446.5	357
708	SO[424]	3429.5	77
709	SO[425]	3412.5	217
710	SO[426]	3395.5	357
711	SO[427]	3378.5	77
712	SO[428]	3361.5	217
713	SO[429]	3344.5	357
714	SO[430]	3327.5	77
715	SO[431]	3310.5	217
716	SO[432]	3293.5	357
717	SO[433]	3276.5	77
718	SO[434]	3259.5	217
719	SO[435]	3242.5	357
720	SO[436]	3225.5	77
721	SO[437]	3208.5	217
722	SO[438]	3191.5	357
723	SO[439]	3174.5	77
724	SO[440]	3157.5	217
725	SO[441]	3140.5	357
726	SO[442]	3123.5	77
727	SO[443]	3106.5	217
728	SO[444]	3089.5	357
729	SO[445]	3072.5	77
730	SO[446]	3055.5	217
731	SO[447]	3038.5	357
732	SO[448]	3021.5	77
733	SO[449]	3004.5	217
734	SO[450]	2987.5	357
735	SO[451]	2970.5	77
736	SO[452]	2953.5	217
737	SO[453]	2936.5	357
738	SO[454]	2919.5	77
739	SO[455]	2902.5	217
740	SO[456]	2885.5	357
741	SO[457]	2868.5	77
742	SO[458]	2851.5	217
743	SO[459]	2834.5	357
744	SO[460]	2817.5	77
745	SO[461]	2800.5	217
746	SO[462]	2783.5	357
747	SO[463]	2766.5	77
748	SO[464]	2749.5	217
749	SO[465]	2732.5	357
750	SO[466]	2715.5	77

751	SO[467]	2698.5	217
752	SO[468]	2681.5	357
753	SO[469]	2664.5	77
754	SO[470]	2647.5	217
755	SO[471]	2630.5	357
756	SO[472]	2613.5	77
757	SO[473]	2596.5	217
758	SO[474]	2579.5	357
759	SO[475]	2562.5	77
760	SO[476]	2545.5	217
761	SO[477]	2528.5	357
762	SO[478]	2511.5	77
763	SO[479]	2494.5	217
764	SO[480]	2477.5	357
765	SO[481]	2460.5	77
766	SO[482]	2443.5	217
767	SO[483]	2426.5	357
768	SO[484]	2409.5	77
769	SO[485]	2392.5	217
770	SO[486]	2375.5	357
771	SO[487]	2358.5	77
772	SO[488]	2341.5	217
773	SO[489]	2324.5	357
774	SO[490]	2307.5	77
775	SO[491]	2290.5	217
776	SO[492]	2273.5	357
777	SO[493]	2256.5	77
778	SO[494]	2239.5	217
779	SO[495]	2222.5	357
780	SO[496]	2205.5	77
781	SO[497]	2188.5	217
782	SO[498]	2171.5	357
783	SO[499]	2154.5	77
784	SO[500]	2137.5	217
785	SO[501]	2120.5	357
786	SO[502]	2103.5	77
787	SO[503]	2086.5	217
788	SO[504]	2069.5	357
789	SO[505]	2052.5	77
790	SO[506]	2035.5	217
791	SO[507]	2018.5	357
792	SO[508]	2001.5	77
793	SO[509]	1984.5	217
794	SO[510]	1967.5	357
795	SO[511]	1950.5	77
796	SO[512]	1933.5	217
797	SO[513]	1916.5	357
798	SO[514]	1899.5	77
799	SO[515]	1882.5	217
800	SO[516]	1865.5	357

801	SO[517]	1848.5	77
802	SO[518]	1831.5	217
803	SO[519]	1814.5	357
804	SO[520]	1797.5	77
805	SO[521]	1780.5	217
806	SO[522]	1763.5	357
807	SO[523]	1746.5	77
808	SO[524]	1729.5	217
809	SO[525]	1712.5	357
810	SO[526]	1695.5	77
811	SO[527]	1678.5	217
812	SO[528]	1661.5	357
813	SO[529]	1644.5	77
814	SO[530]	1627.5	217
815	SO[531]	1610.5	357
816	SO[532]	1593.5	77
817	SO[533]	1576.5	217
818	SO[534]	1559.5	357
819	SO[535]	1542.5	77
820	SO[536]	1525.5	217
821	SO[537]	1508.5	357
822	SO[538]	1491.5	77
823	SO[539]	1474.5	217
824	SO[540]	1457.5	357
825	SO[541]	1440.5	77
826	SO[542]	1423.5	217
827	SO[543]	1406.5	357
828	SO[544]	1389.5	77
829	SO[545]	1372.5	217
830	SO[546]	1355.5	357
831	SO[547]	1338.5	77
832	SO[548]	1321.5	217
833	SO[549]	1304.5	357
834	SO[550]	1287.5	77
835	SO[551]	1270.5	217
836	SO[552]	1253.5	357
837	SO[553]	1236.5	77
838	SO[554]	1219.5	217
839	SO[555]	1202.5	357
840	SO[556]	1185.5	77
841	SO[557]	1168.5	217
842	SO[558]	1151.5	357
843	SO[559]	1134.5	77
844	SO[560]	1117.5	217
845	SO[561]	1100.5	357
846	SO[562]	1083.5	77
847	SO[563]	1066.5	217
848	SO[564]	1049.5	357
849	SO[565]	1032.5	77
850	SO[566]	1015.5	217

851	SO[567]	998.5	357
852	SO[568]	981.5	77
853	SO[569]	964.5	217
854	SO[570]	947.5	357
855	SO[571]	930.5	77
856	SO[572]	913.5	217
857	SO[573]	896.5	357
858	SO[574]	879.5	77
859	SO[575]	862.5	217
860	SO[576]	845.5	357
861	SO[577]	828.5	77
862	SO[578]	811.5	217
863	SO[579]	794.5	357
864	SO[580]	777.5	77
865	SO[581]	760.5	217
866	SO[582]	743.5	357
867	SO[583]	726.5	77
868	SO[584]	709.5	217
869	SO[585]	692.5	357
870	SO[586]	675.5	77
871	SO[587]	658.5	217
872	SO[588]	641.5	357
873	SO[589]	624.5	77
874	SO[590]	607.5	217
875	SO[591]	590.5	357
876	SO[592]	573.5	77
877	SO[593]	556.5	217
878	SO[594]	539.5	357
879	SO[595]	522.5	77
880	SO[596]	505.5	217
881	SO[597]	488.5	357
882	SO[598]	471.5	77
883	SO[599]	454.5	217
884	SO[600]	437.5	357
885	SHIELDING[56]	403.5	357
886	SHIELDING[57]	369.5	357
887	SHIELDING[58]	335.5	357
888	SHIELDING[59]	301.5	357
889	SHIELDING[60]	267.5	357
890	SHIELDING[61]	233.5	357
891	SHIELDING[62]	-233.5	357
892	SHIELDING[63]	-267.5	357
893	SHIELDING[64]	-301.5	357
894	SHIELDING[65]	-335.5	357
895	SHIELDING[66]	-369.5	357
896	SHIELDING[67]	-403.5	357
897	SO[601]	-437.5	357
898	SO[602]	-454.5	217
899	SO[603]	-471.5	77
900	SO[604]	-488.5	357



901	SO[605]	-505.5	217
902	SO[606]	-522.5	77
903	SO[607]	-539.5	357
904	SO[608]	-556.5	217
905	SO[609]	-573.5	77
906	SO[610]	-590.5	357
907	SO[611]	-607.5	217
908	SO[612]	-624.5	77
909	SO[613]	-641.5	357
910	SO[614]	-658.5	217
911	SO[615]	-675.5	77
912	SO[616]	-692.5	357
913	SO[617]	-709.5	217
914	SO[618]	-726.5	77
915	SO[619]	-743.5	357
916	SO[620]	-760.5	217
917	SO[621]	-777.5	77
918	SO[622]	-794.5	357
919	SO[623]	-811.5	217
920	SO[624]	-828.5	77
921	SO[625]	-845.5	357
922	SO[626]	-862.5	217
923	SO[627]	-879.5	77
924	SO[628]	-896.5	357
925	SO[629]	-913.5	217
926	SO[630]	-930.5	77
927	SO[631]	-947.5	357
928	SO[632]	-964.5	217
929	SO[633]	-981.5	77
930	SO[634]	-998.5	357
931	SO[635]	-1015.5	217
932	SO[636]	-1032.5	77
933	SO[637]	-1049.5	357
934	SO[638]	-1066.5	217
935	SO[639]	-1083.5	77
936	SO[640]	-1100.5	357
937	SO[641]	-1117.5	217
938	SO[642]	-1134.5	77
939	SO[643]	-1151.5	357
940	SO[644]	-1168.5	217
941	SO[645]	-1185.5	77
942	SO[646]	-1202.5	357
943	SO[647]	-1219.5	217
944	SO[648]	-1236.5	77
945	SO[649]	-1253.5	357
946	SO[650]	-1270.5	217
947	SO[651]	-1287.5	77
948	SO[652]	-1304.5	357
949	SO[653]	-1321.5	217
950	SO[654]	-1338.5	77

951	SO[655]	-1355.5	357
952	SO[656]	-1372.5	217
953	SO[657]	-1389.5	77
954	SO[658]	-1406.5	357
955	SO[659]	-1423.5	217
956	SO[660]	-1440.5	77
957	SO[661]	-1457.5	357
958	SO[662]	-1474.5	217
959	SO[663]	-1491.5	77
960	SO[664]	-1508.5	357
961	SO[665]	-1525.5	217
962	SO[666]	-1542.5	77
963	SO[667]	-1559.5	357
964	SO[668]	-1576.5	217
965	SO[669]	-1593.5	77
966	SO[670]	-1610.5	357
967	SO[671]	-1627.5	217
968	SO[672]	-1644.5	77
969	SO[673]	-1661.5	357
970	SO[674]	-1678.5	217
971	SO[675]	-1695.5	77
972	SO[676]	-1712.5	357
973	SO[677]	-1729.5	217
974	SO[678]	-1746.5	77
975	SO[679]	-1763.5	357
976	SO[680]	-1780.5	217
977	SO[681]	-1797.5	77
978	SO[682]	-1814.5	357
979	SO[683]	-1831.5	217
980	SO[684]	-1848.5	77
981	SO[685]	-1865.5	357
982	SO[686]	-1882.5	217
983	SO[687]	-1899.5	77
984	SO[688]	-1916.5	357
985	SO[689]	-1933.5	217
986	SO[690]	-1950.5	77
987	SO[691]	-1967.5	357
988	SO[692]	-1984.5	217
989	SO[693]	-2001.5	77
990	SO[694]	-2018.5	357
991	SO[695]	-2035.5	217
992	SO[696]	-2052.5	77
993	SO[697]	-2069.5	357
994	SO[698]	-2086.5	217
995	SO[699]	-2103.5	77
996	SO[700]	-2120.5	357
997	SO[701]	-2137.5	217
998	SO[702]	-2154.5	77
999	SO[703]	-2171.5	357
1000	SO[704]	-2188.5	217

1001	SO[705]	-2205.5	77
1002	SO[706]	-2222.5	357
1003	SO[707]	-2239.5	217
1004	SO[708]	-2256.5	77
1005	SO[709]	-2273.5	357
1006	SO[710]	-2290.5	217
1007	SO[711]	-2307.5	77
1008	SO[712]	-2324.5	357
1009	SO[713]	-2341.5	217
1010	SO[714]	-2358.5	77
1011	SO[715]	-2375.5	357
1012	SO[716]	-2392.5	217
1013	SO[717]	-2409.5	77
1014	SO[718]	-2426.5	357
1015	SO[719]	-2443.5	217
1016	SO[720]	-2460.5	77
1017	SO[721]	-2477.5	357
1018	SO[722]	-2494.5	217
1019	SO[723]	-2511.5	77
1020	SO[724]	-2528.5	357
1021	SO[725]	-2545.5	217
1022	SO[726]	-2562.5	77
1023	SO[727]	-2579.5	357
1024	SO[728]	-2596.5	217
1025	SO[729]	-2613.5	77
1026	SO[730]	-2630.5	357
1027	SO[731]	-2647.5	217
1028	SO[732]	-2664.5	77
1029	SO[733]	-2681.5	357
1030	SO[734]	-2698.5	217
1031	SO[735]	-2715.5	77
1032	SO[736]	-2732.5	357
1033	SO[737]	-2749.5	217
1034	SO[738]	-2766.5	77
1035	SO[739]	-2783.5	357
1036	SO[740]	-2800.5	217
1037	SO[741]	-2817.5	77
1038	SO[742]	-2834.5	357
1039	SO[743]	-2851.5	217
1040	SO[744]	-2868.5	77
1041	SO[745]	-2885.5	357
1042	SO[746]	-2902.5	217
1043	SO[747]	-2919.5	77
1044	SO[748]	-2936.5	357
1045	SO[749]	-2953.5	217
1046	SO[750]	-2970.5	77
1047	SO[751]	-2987.5	357
1048	SO[752]	-3004.5	217
1049	SO[753]	-3021.5	77
1050	SO[754]	-3038.5	357

1051	SO[755]	-3055.5	217
1052	SO[756]	-3072.5	77
1053	SO[757]	-3089.5	357
1054	SO[758]	-3106.5	217
1055	SO[759]	-3123.5	77
1056	SO[760]	-3140.5	357
1057	SO[761]	-3157.5	217
1058	SO[762]	-3174.5	77
1059	SO[763]	-3191.5	357
1060	SO[764]	-3208.5	217
1061	SO[765]	-3225.5	77
1062	SO[766]	-3242.5	357
1063	SO[767]	-3259.5	217
1064	SO[768]	-3276.5	77
1065	SO[769]	-3293.5	357
1066	SO[770]	-3310.5	217
1067	SO[771]	-3327.5	77
1068	SO[772]	-3344.5	357
1069	SO[773]	-3361.5	217
1070	SO[774]	-3378.5	77
1071	SO[775]	-3395.5	357
1072	SO[776]	-3412.5	217
1073	SO[777]	-3429.5	77
1074	SO[778]	-3446.5	357
1075	SO[779]	-3463.5	217
1076	SO[780]	-3480.5	77
1077	SO[781]	-3497.5	357
1078	SO[782]	-3514.5	217
1079	SO[783]	-3531.5	77
1080	SO[784]	-3548.5	357
1081	SO[785]	-3565.5	217
1082	SO[786]	-3582.5	77
1083	SO[787]	-3599.5	357
1084	SO[788]	-3616.5	217
1085	SO[789]	-3633.5	77
1086	SO[790]	-3650.5	357
1087	SO[791]	-3667.5	217
1088	SO[792]	-3684.5	77
1089	SO[793]	-3701.5	357
1090	SO[794]	-3718.5	217
1091	SO[795]	-3735.5	77
1092	SO[796]	-3752.5	357
1093	SO[797]	-3769.5	217
1094	SO[798]	-3786.5	77
1095	SO[799]	-3803.5	357
1096	SO[800]	-3820.5	217
1097	SO[801]	-3837.5	77
1098	SO[802]	-3854.5	357
1099	SO[803]	-3871.5	217
1100	SO[804]	-3888.5	77

1101	SO[805]	-3905.5	357
1102	SO[806]	-3922.5	217
1103	SO[807]	-3939.5	77
1104	SO[808]	-3956.5	357
1105	SO[809]	-3973.5	217
1106	SO[810]	-3990.5	77
1107	SO[811]	-4007.5	357
1108	SO[812]	-4024.5	217
1109	SO[813]	-4041.5	77
1110	SO[814]	-4058.5	357
1111	SO[815]	-4075.5	217
1112	SO[816]	-4092.5	77
1113	SO[817]	-4109.5	357
1114	SO[818]	-4126.5	217
1115	SO[819]	-4143.5	77
1116	SO[820]	-4160.5	357
1117	SO[821]	-4177.5	217
1118	SO[822]	-4194.5	77
1119	SO[823]	-4211.5	357
1120	SO[824]	-4228.5	217
1121	SO[825]	-4245.5	77
1122	SO[826]	-4262.5	357
1123	SO[827]	-4279.5	217
1124	SO[828]	-4296.5	77
1125	SO[829]	-4313.5	357
1126	SO[830]	-4330.5	217
1127	SO[831]	-4347.5	77
1128	SO[832]	-4364.5	357
1129	SO[833]	-4381.5	217
1130	SO[834]	-4398.5	77
1131	SO[835]	-4415.5	357
1132	SO[836]	-4432.5	217
1133	SO[837]	-4449.5	77
1134	SO[838]	-4466.5	357
1135	SO[839]	-4483.5	217
1136	SO[840]	-4500.5	77
1137	SO[841]	-4517.5	357
1138	SO[842]	-4534.5	217
1139	SO[843]	-4551.5	77
1140	SO[844]	-4568.5	357
1141	SO[845]	-4585.5	217
1142	SO[846]	-4602.5	77
1143	SO[847]	-4619.5	357
1144	SO[848]	-4636.5	217
1145	SO[849]	-4653.5	77
1146	SO[850]	-4670.5	357
1147	SO[851]	-4687.5	217
1148	SO[852]	-4704.5	77
1149	SO[853]	-4721.5	357
1150	SO[854]	-4738.5	217

1151	SO[855]	-4755.5	77
1152	SO[856]	-4772.5	357
1153	SO[857]	-4789.5	217
1154	SO[858]	-4806.5	77
1155	SO[859]	-4823.5	357
1156	SO[860]	-4840.5	217
1157	SO[861]	-4857.5	77
1158	SO[862]	-4874.5	357
1159	SO[863]	-4891.5	217
1160	SO[864]	-4908.5	77
1161	SO[865]	-4925.5	357
1162	SO[866]	-4942.5	217
1163	SO[867]	-4959.5	77
1164	SO[868]	-4976.5	357
1165	SO[869]	-4993.5	217
1166	SO[870]	-5010.5	77
1167	SO[871]	-5027.5	357
1168	SO[872]	-5044.5	217
1169	SO[873]	-5061.5	77
1170	SO[874]	-5078.5	357
1171	SO[875]	-5095.5	217
1172	SO[876]	-5112.5	77
1173	SO[877]	-5129.5	357
1174	SO[878]	-5146.5	217
1175	SO[879]	-5163.5	77
1176	SO[880]	-5180.5	357
1177	SO[881]	-5197.5	217
1178	SO[882]	-5214.5	77
1179	SO[883]	-5231.5	357
1180	SO[884]	-5248.5	217
1181	SO[885]	-5265.5	77
1182	SO[886]	-5282.5	357
1183	SO[887]	-5299.5	217
1184	SO[888]	-5316.5	77
1185	SO[889]	-5333.5	357
1186	SO[890]	-5350.5	217
1187	SO[891]	-5367.5	77
1188	SO[892]	-5384.5	357
1189	SO[893]	-5401.5	217
1190	SO[894]	-5418.5	77
1191	SO[895]	-5435.5	357
1192	SO[896]	-5452.5	217
1193	SO[897]	-5469.5	77
1194	SO[898]	-5486.5	357
1195	SO[899]	-5503.5	217
1196	SO[900]	-5520.5	77
1197	SO[901]	-5537.5	357
1198	SO[902]	-5554.5	217
1199	SO[903]	-5571.5	77
1200	SO[904]	-5588.5	357

1201	SO[905]	-5605.5	217
1202	SO[906]	-5622.5	77
1203	SO[907]	-5639.5	357
1204	SO[908]	-5656.5	217
1205	SO[909]	-5673.5	77
1206	SO[910]	-5690.5	357
1207	SO[911]	-5707.5	217
1208	SO[912]	-5724.5	77
1209	SO[913]	-5741.5	357
1210	SO[914]	-5758.5	217
1211	SO[915]	-5775.5	77
1212	SO[916]	-5792.5	357
1213	SO[917]	-5809.5	217
1214	SO[918]	-5826.5	77
1215	SO[919]	-5843.5	357
1216	SO[920]	-5860.5	217
1217	SO[921]	-5877.5	77
1218	SO[922]	-5894.5	357
1219	SO[923]	-5911.5	217
1220	SO[924]	-5928.5	77
1221	SO[925]	-5945.5	357
1222	SO[926]	-5962.5	217
1223	SO[927]	-5979.5	77
1224	SO[928]	-5996.5	357
1225	SO[929]	-6013.5	217
1226	SO[930]	-6030.5	77
1227	SO[931]	-6047.5	357
1228	SO[932]	-6064.5	217
1229	SO[933]	-6081.5	77
1230	SO[934]	-6098.5	357
1231	SO[935]	-6115.5	217
1232	SO[936]	-6132.5	77
1233	SO[937]	-6149.5	357
1234	SO[938]	-6166.5	217
1235	SO[939]	-6183.5	77
1236	SO[940]	-6200.5	357
1237	SO[941]	-6217.5	217
1238	SO[942]	-6234.5	77
1239	SO[943]	-6251.5	357
1240	SO[944]	-6268.5	217
1241	SO[945]	-6285.5	77
1242	SO[946]	-6302.5	357
1243	SO[947]	-6319.5	217
1244	SO[948]	-6336.5	77
1245	SO[949]	-6353.5	357
1246	SO[950]	-6370.5	217
1247	SO[951]	-6387.5	77
1248	SO[952]	-6404.5	357
1249	SO[953]	-6421.5	217
1250	SO[954]	-6438.5	77

1251	SO[955]	-6455.5	357
1252	SO[956]	-6472.5	217
1253	SO[957]	-6489.5	77
1254	SO[958]	-6506.5	357
1255	SO[959]	-6523.5	217
1256	SO[960]	-6540.5	77
1257	SO[961]	-6557.5	357
1258	SO[962]	-6574.5	217
1259	SO[963]	-6591.5	77
1260	SO[964]	-6608.5	357
1261	SO[965]	-6625.5	217
1262	SO[966]	-6642.5	77
1263	SO[967]	-6659.5	357
1264	SO[968]	-6676.5	217
1265	SO[969]	-6693.5	77
1266	SO[970]	-6710.5	357
1267	SO[971]	-6727.5	217
1268	SO[972]	-6744.5	77
1269	SO[973]	-6761.5	357
1270	SO[974]	-6778.5	217
1271	SO[975]	-6795.5	77
1272	SO[976]	-6812.5	357
1273	SO[977]	-6829.5	217
1274	SO[978]	-6846.5	77
1275	SO[979]	-6863.5	357
1276	SO[980]	-6880.5	217
1277	SO[981]	-6897.5	77
1278	SO[982]	-6914.5	357
1279	SO[983]	-6931.5	217
1280	SO[984]	-6948.5	77
1281	SO[985]	-6965.5	357
1282	SO[986]	-6982.5	217
1283	SO[987]	-6999.5	77
1284	SO[988]	-7016.5	357
1285	SO[989]	-7033.5	217
1286	SO[990]	-7050.5	77
1287	SO[991]	-7067.5	357
1288	SO[992]	-7084.5	217
1289	SO[993]	-7101.5	77
1290	SO[994]	-7118.5	357
1291	SO[995]	-7135.5	217
1292	SO[996]	-7152.5	77
1293	SO[997]	-7169.5	357
1294	SO[998]	-7186.5	217
1295	SO[999]	-7203.5	77
1296	SO[1000]	-7220.5	357
1297	SO[1001]	-7237.5	217
1298	SO[1002]	-7254.5	77
1299	SO[1003]	-7271.5	357
1300	SO[1004]	-7288.5	217

1301	SO[1005]	-7305.5	77
1302	SO[1006]	-7322.5	357
1303	SO[1007]	-7339.5	217
1304	SO[1008]	-7356.5	77
1305	SO[1009]	-7373.5	357
1306	SO[1010]	-7390.5	217
1307	SO[1011]	-7407.5	77
1308	SO[1012]	-7424.5	357
1309	SO[1013]	-7441.5	217
1310	SO[1014]	-7458.5	77
1311	SO[1015]	-7475.5	357
1312	SO[1016]	-7492.5	217
1313	SO[1017]	-7509.5	77
1314	SO[1018]	-7526.5	357
1315	SO[1019]	-7543.5	217
1316	SO[1020]	-7560.5	77
1317	SO[1021]	-7577.5	357
1318	SO[1022]	-7594.5	217
1319	SO[1023]	-7611.5	77
1320	SO[1024]	-7628.5	357
1321	SO[1025]	-7645.5	217
1322	SO[1026]	-7662.5	77
1323	SO[1027]	-7679.5	357
1324	SO[1028]	-7696.5	217
1325	SO[1029]	-7713.5	77
1326	SO[1030]	-7730.5	357
1327	SO[1031]	-7747.5	217
1328	SO[1032]	-7764.5	77
1329	SO[1033]	-7781.5	357
1330	SO[1034]	-7798.5	217
1331	SO[1035]	-7815.5	77
1332	SO[1036]	-7832.5	357
1333	SO[1037]	-7849.5	217
1334	SO[1038]	-7866.5	77
1335	SO[1039]	-7883.5	357
1336	SO[1040]	-7900.5	217
1337	SO[1041]	-7917.5	77
1338	SO[1042]	-7934.5	357
1339	SO[1043]	-7951.5	217
1340	SO[1044]	-7968.5	77
1341	SO[1045]	-7985.5	357
1342	SO[1046]	-8002.5	217
1343	SO[1047]	-8019.5	77
1344	SO[1048]	-8036.5	357
1345	SO[1049]	-8053.5	217
1346	SO[1050]	-8070.5	77
1347	SO[1051]	-8087.5	357
1348	SO[1052]	-8104.5	217
1349	SO[1053]	-8121.5	77
1350	SO[1054]	-8138.5	357

1351	SO[1055]	-8155.5	217
1352	SO[1056]	-8172.5	77
1353	SO[1057]	-8189.5	357
1354	SO[1058]	-8206.5	217
1355	SO[1059]	-8223.5	77
1356	SO[1060]	-8240.5	357
1357	SO[1061]	-8257.5	217
1358	SO[1062]	-8274.5	77
1359	SO[1063]	-8291.5	357
1360	SO[1064]	-8308.5	217
1361	SO[1065]	-8325.5	77
1362	SO[1066]	-8342.5	357
1363	SO[1067]	-8359.5	217
1364	SO[1068]	-8376.5	77
1365	SO[1069]	-8393.5	357
1366	SO[1070]	-8410.5	217
1367	SO[1071]	-8427.5	77
1368	SO[1072]	-8444.5	357
1369	SO[1073]	-8461.5	217
1370	SO[1074]	-8478.5	77
1371	SO[1075]	-8495.5	357
1372	SO[1076]	-8512.5	217
1373	SO[1077]	-8529.5	77
1374	SO[1078]	-8546.5	357
1375	SO[1079]	-8563.5	217
1376	SO[1080]	-8580.5	77
1377	SO[1081]	-8597.5	357
1378	SO[1082]	-8614.5	217
1379	SO[1083]	-8631.5	77
1380	SO[1084]	-8648.5	357
1381	SO[1085]	-8665.5	217
1382	SO[1086]	-8682.5	77
1383	SO[1087]	-8699.5	357
1384	SO[1088]	-8716.5	217
1385	SO[1089]	-8733.5	77
1386	SO[1090]	-8750.5	357
1387	SO[1091]	-8767.5	217
1388	SO[1092]	-8784.5	77
1389	SO[1093]	-8801.5	357
1390	SO[1094]	-8818.5	217
1391	SO[1095]	-8835.5	77
1392	SO[1096]	-8852.5	357
1393	SO[1097]	-8869.5	217
1394	SO[1098]	-8886.5	77
1395	SO[1099]	-8903.5	357
1396	SO[1100]	-8920.5	217
1397	SO[1101]	-8937.5	77
1398	SO[1102]	-8954.5	357
1399	SO[1103]	-8971.5	217
1400	SO[1104]	-8988.5	77

1401	SO[1105]	-9005.5	357
1402	SO[1106]	-9022.5	217
1403	SO[1107]	-9039.5	77
1404	SO[1108]	-9056.5	357
1405	SO[1109]	-9073.5	217
1406	SO[1110]	-9090.5	77
1407	SO[1111]	-9107.5	357
1408	SO[1112]	-9124.5	217
1409	SO[1113]	-9141.5	77
1410	SO[1114]	-9158.5	357
1411	SO[1115]	-9175.5	217
1412	SO[1116]	-9192.5	77
1413	SO[1117]	-9209.5	357
1414	SO[1118]	-9226.5	217
1415	SO[1119]	-9243.5	77
1416	SO[1120]	-9260.5	357
1417	SO[1121]	-9277.5	217
1418	SO[1122]	-9294.5	77
1419	SO[1123]	-9311.5	357
1420	SO[1124]	-9328.5	217
1421	SO[1125]	-9345.5	77
1422	SO[1126]	-9362.5	357
1423	SO[1127]	-9379.5	217
1424	SO[1128]	-9396.5	77
1425	SO[1129]	-9413.5	357
1426	SO[1130]	-9430.5	217
1427	SO[1131]	-9447.5	77
1428	SO[1132]	-9464.5	357
1429	SO[1133]	-9481.5	217
1430	SO[1134]	-9498.5	77
1431	SO[1135]	-9515.5	357
1432	SO[1136]	-9532.5	217
1433	SO[1137]	-9549.5	77
1434	SO[1138]	-9566.5	357
1435	SO[1139]	-9583.5	217
1436	SO[1140]	-9600.5	77
1437	SO[1141]	-9617.5	357
1438	SO[1142]	-9634.5	217
1439	SO[1143]	-9651.5	77
1440	SO[1144]	-9668.5	357
1441	SO[1145]	-9685.5	217
1442	SO[1146]	-9702.5	77
1443	SO[1147]	-9719.5	357
1444	SO[1148]	-9736.5	217
1445	SO[1149]	-9753.5	77
1446	SO[1150]	-9770.5	357
1447	SO[1151]	-9787.5	217
1448	SO[1152]	-9804.5	77
1449	SO[1153]	-9821.5	357
1450	SO[1154]	-9838.5	217

1451	SO[1155]	-9855.5	77
1452	SO[1156]	-9872.5	357
1453	SO[1157]	-9889.5	217
1454	SO[1158]	-9906.5	77
1455	SO[1159]	-9923.5	357
1456	SO[1160]	-9940.5	217
1457	SO[1161]	-9957.5	77
1458	SO[1162]	-9974.5	357
1459	SO[1163]	-9991.5	217
1460	SO[1164]	-10008.5	77
1461	SO[1165]	-10025.5	357
1462	SO[1166]	-10042.5	217
1463	SO[1167]	-10059.5	77
1464	SO[1168]	-10076.5	357
1465	SO[1169]	-10093.5	217
1466	SO[1170]	-10110.5	77
1467	SO[1171]	-10127.5	357
1468	SO[1172]	-10144.5	217
1469	SO[1173]	-10161.5	77
1470	SO[1174]	-10178.5	357
1471	SO[1175]	-10195.5	217
1472	SO[1176]	-10212.5	77
1473	SO[1177]	-10229.5	357
1474	SO[1178]	-10246.5	217
1475	SO[1179]	-10263.5	77
1476	SO[1180]	-10280.5	357
1477	SO[1181]	-10297.5	217
1478	SO[1182]	-10314.5	77
1479	SO[1183]	-10331.5	357
1480	SO[1184]	-10348.5	217
1481	SO[1185]	-10365.5	77
1482	SO[1186]	-10382.5	357
1483	SO[1187]	-10399.5	217
1484	SO[1188]	-10416.5	77
1485	SO[1189]	-10433.5	357
1486	SO[1190]	-10450.5	217
1487	SO[1191]	-10467.5	77
1488	SO[1192]	-10484.5	357
1489	SO[1193]	-10501.5	217
1490	SO[1194]	-10518.5	77
1491	SO[1195]	-10535.5	357
1492	SO[1196]	-10552.5	217
1493	SO[1197]	-10569.5	77
1494	SO[1198]	-10586.5	357
1495	SO[1199]	-10603.5	217
1496	SO[1200]	-10620.5	77
1497	SHIELDING[68]	-10664	377
1498	COM1_T	-10714	377
1499	COM1_T	-10764	377
1500	SYNCR	-10814	377

1501	DUMMY	-10864	377
1502	DUMMY	-10914	377
1503	DATR[0]	-11179	397
1504	DATR[1]	-11049	357
1505	DATR[2]	-11179	317
1506	DATR[3]	-11049	277
1507	DATR[4]	-11179	237
1508	DATR[5]	-11049	197
1509	DATR[6]	-11179	157
1510	DATR[7]	-11049	117
1511	DATR[8]	-11179	77
1512	DATR[9]	-11049	37
1513	DATR[10]	-11179	-3
1514	DATR[11]	-11049	-43
1515	DATR[12]	-11179	-83
1516	DATR[13]	-11049	-123
1517	DATR[14]	-11179	-163
1518	DATR[15]	-11049	-203
1519	DATR[16]	-11179	-243
1520	DATR[17]	-11049	-283
1521	DIOR	-11179	-323
1522	DCLKR	-11049	-363
1523	MARK_L	10773	93
1524	MARK_R	-10773	93

### Application Circuit Diagram

#### 1. Dual Gate Mode





Figure 1 ST5625CA used for Dual Gate Mode

TCON+Source Mode




Note : Always use the same side of Gamma correction reference voltage of both ST5625.

Figure 2.1 ST5625CA used for TCON+Source Mode

Master (Left Side)	Slave (Right Side)
RES[1:0] = 00	RES[1:0] = 00
DBGATE = 0	DBGATE = 0
MASL = 1	MASL = 0
MASLOC = 1	MASLOC = 1
MODE = User Define	MODE = User Define
DITHB = User Define	DITHB = User Define
CLKPOL = User Define	CLKPOL = User Define
CFSEL = User Define	CFSEL = User Define
STBYB = User Define	STBYB = User Define
BIST = User Define	BIST = User Define
UPDN = User Define	UPDN = User Define
SHLR = User Define	SHLR = User Define
RSTB = User Define	RSTB = User Define

Table 2.1 Pin Control Setting for Figure 2.1



Note : Always use the same side of Gamma correction reference voltage of both ST5625.

Figure 2.2 ST5625CA used for TCON+Source Mode


Slave (Left Side)	Master (Right Side)
RES[1:0] = 00	RES[1:0] = 00
DBGATE = 0	DBGATE = 0
MASL = 0	MASL = 1
MASLOC = 0	MASLOC = 0
MODE = User Define	MODE = User Define
DITHB = User Define	DITHB = User Define
CLKPOL = User Define	CLKPOL = User Define
CFSEL = User Define	CFSEL = User Define
STBYB = User Define	STBYB = User Define
BIST = User Define	BIST = User Define
UPDN = User Define	UPDN = User Define
SHLR = User Define	SHLR = User Define
RSTB = User Define	RSTB = User Define

Table 2.2 Pin Control Setting for Figure 2.2



**BIST Pattern**

R -> G -> B -> Black -> White -> Color Bar -> Horizontal 256 gray scale -> Vertical 256 gray scale -> Crosstalk pattern -> Chess board (L255/L0) -> Flicker pattern -> Black background with white out frame



**Ordering information**

Part.No	Package
ST5625CA – Gx	G : means COG x: means chip thick ness 3 = 400um 4 = 300um

**Revision History**

<b>Version</b>	<b>Description of Changes</b>	<b>Page</b>	<b>Date</b>
V1.0	First version release		2014/06/12
V1.1	Modify color enhance function control description	7	2014/06/17
V1.2	Modify Application Circuit Diagram of TCON+Source Mode	39,40	2014/07/24
V1.3	Modify Application Circuit Diagram of Dual Gate Mode	38	2014/09/29